Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Ergebnis 25 von 148
2008 IEEE International Conference on Computer Design, 2008, p.188-193
2008
Volltextzugriff (PDF)

Details

Autor(en) / Beteiligte
Titel
A random and pseudo-gradient approach for analog circuit sizing with non-uniformly discretized parameters
Ist Teil von
  • 2008 IEEE International Conference on Computer Design, 2008, p.188-193
Ort / Verlag
IEEE
Erscheinungsjahr
2008
Quelle
IEEE Electronic Library Online
Beschreibungen/Notizen
  • Many methods for analog circuit sizing are available as commercial, in-house and academic tools. They are based on continuous optimization, e.g., of transistor geometries, although the subsequent layout step requires values on a pre-defined grid. In addition, sizing of transistors for bipolar and RF circuits frequently necessitates the use of multiples of predefined values for the design parameters. This paper presents a novel method for solving this type of discrete optimization problem. An iterative approach is presented, which is based on pseudo-gradients and a randomized calculation of search regions and steps. Experimental comparisons with simulated annealing and a continuous sizing approach with subsequent discretization clearly show the effectivity and efficiency of the presented method.
Sprache
Englisch
Identifikatoren
ISBN: 9781424426577, 142442657X
ISSN: 1063-6404
eISSN: 2576-6996
DOI: 10.1109/ICCD.2008.4751860
Titel-ID: cdi_ieee_primary_4751860

Weiterführende Literatur

Empfehlungen zum selben Thema automatisch vorgeschlagen von bX