Details

Autor(en) / Beteiligte

• Wu, J.
• Williams, J.
• Bergmann, N.

Titel

System Level Design Methodology for Hybrid Multi-Processor SoC on FPGA

Ist Teil von

• 2008 16th International Symposium on Field-Programmable Custom Computing Machines, 2008, p.312-313

Ort / Verlag

IEEE

Erscheinungsjahr

2008

Link zum Volltext

• IEEE_Xplore

Quelle

IEEE Electronic Library (IEL)

Beschreibungen/Notizen

• In this paper, we present a reconfigurable system on chip design framework that generates an architectural design along with binding and scheduling algorithm, specific to the input application in Kahn Process Network specification.The likelihood that tasks and communication channels may have many potential physical manifestations is explicitly recognised and embraced, to assist the design exploration process. The architectural design, binding and scheduling problems are formulated as a Integer Linear Programming problem, with physical constraints such as available logic resources, computation time and memory footprints to guide the design space exploration.