Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Investigation of turn-on speeds of electrostatic discharge protection devices using transmission-line pulsing technique
Ist Teil von
2008 2nd IEEE International Nanoelectronics Conference, 2008, p.601-606
Ort / Verlag
IEEE
Erscheinungsjahr
2008
Quelle
IEL
Beschreibungen/Notizen
As process technologies advance into deep sub-micrometer and nanometer scale, the charged device model (CDM) is now considered an important stress model for defining electrostatic discharge (ESD) reliability of integrated circuits. Thus the turn-on time of the ESD elements used in the protection circuit becomes important. At this time, there is no good method to evaluate the CDM ESD device turn-on speed. Equipment like VF-TLP and CC-TLP are too complicated and not precise for this purpose. A new method to evaluate the ESD device turn-on speed is presented in this paper. Based on this novel approach, some CDM ESD devices are analyzed based on the transmission line pulsing (TLP) tester. The designed devices include diodes, grounded-gate NMOS, SCRpsilas (silicon controlled rectifier), and Modified-Lateral SCRpsilas (MLSCR). The rising time of the pulse is set at 200 psec to accurately simulate real CDM pulses. The time-dependent voltage and current data are extracted and calculated from each pulse in the Time Domain Reflection (TDR) TLP tester. Two new ESD turn-on conditions are proposed and defined based on the transient currents in order to compare the relative speed of different ESD devices. The results show that the normalized turn-on time of different devices with various sizes and finger numbers do not correlate well with that obtained under the normal DC conditions, and the same device shows different turn-on characteristics under different pulses. These results enable devices to be designed for improved CDM ESD protection levels, and the present method can be used for ESD design for future nanometer technologies.