Details

Autor(en) / Beteiligte

• Tsiena, Darsun
• Chien Kuo Wang
• Wang, William W.J.
• Yajun Ran
• Hurat, Philippe
• Verghese, Nishath

Titel

Context-specific leakage and delay analysis of a 65nm standard cell library for lithography-induced variability

Ist Teil von

• 2007 IEEE International SOC Conference, 2007, p.261-268

Ort / Verlag

IEEE

Erscheinungsjahr

2007

Quelle

IEL

Beschreibungen/Notizen

• A methodology to predict the impact of systematic manufacturing variations on the parametric behavior of standard cells in an integrated circuit is described. Such a methodology can be applied to the analysis of a full chip composed of standard cell components, and reports layout context-dependent changes in chip timing and power. For lithography and etch-induced variability, a study of a 65nm standard cell library has been done to examine the influence of cell context when looking at cell delay and leakage at different focus and exposure conditions. Cell context, or proximity effects from neighboring cells, can have a significant impact on cell performance across a process window, especially through focus, which needs to be considered for silicon-aware circuit analysis. The traditional lookup table approach used in static timing analysis or leakage power analysis needs to be augmented with an instance-specific offset for each cell in a design. Contours need to be generated for each transistor in each cell at different process points and the corresponding delay and leakage offsets should be calculated based on these contours. Electrical characterization also enables the use of other context-specific process models, such as strain and dopant fluctuations, without altering the final output. This allows subsequent tools to use the information for circuit analysis. Such a methodology is thereby useful for process-aware static timing and power analysis.