Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
Noise-Aware Floorplanning for Fast Power Supply Network Design
Ist Teil von
2007 IEEE International Symposium on Circuits and Systems (ISCAS), 2007, p.2028-2031
Ort / Verlag
IEEE
Erscheinungsjahr
2007
Quelle
IEEE Electronic Library (IEL)
Beschreibungen/Notizen
As device size continues to shrink in the sub-micron regime, power supply noise is becoming a performance and reliability bottleneck in modern VLSI design. In this paper, we propose a new floorplanning methodology for fast power supply noise design convergence. By evaluating power supply noise at this early design stage, area-efficient floorplans with considering IR voltage drop and electromigration (EM) are generated. Compared to designs based on area-optimized floorplans, the proposed methodology achieves noise-satisfied designs with an average 52% less power routing resource.