Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
An Integrated Open Framework for Heterogeneous MPSoC Design Space Exploration
Ist Teil von
Proceedings of the Design Automation & Test in Europe Conference, 2006, Vol.1, p.1-6
Ort / Verlag
IEEE
Erscheinungsjahr
2006
Quelle
IEEE Electronic Library Online
Beschreibungen/Notizen
In recent years, increasing manufacturing density has allowed the development of multi-processor systems-on-chip (MPSoCs). Application-specific instruction set processors (ASIPs) stand out as one of the most efficient design paradigms and could be especially effective as SoC computing engines. However, multiple hurdles which are hindering the productivity of SoC designers and researchers must be solved first. Among them, the difficulty of thoroughly exploring the design space by simultaneously sweeping axes like processing elements, memory hierarchies and chip interconnect fabrics. We tackle this challenge by proposing an integrated approach where state-of-the-art platform modeling infrastructures, at the IP core level and at the system level, meet to provide the designer with maximum openness and flexibility in terms of design space exploration