Details

Autor(en) / Beteiligte

• Chien, S-Y
• Huang, Y-W
• Chen, T-C
• Wang, T-C
• Chen, L-G

Titel

Analysis and architecture design of variable block-size motion estimation for H.264/AVC

Ist Teil von

• IEEE transactions on circuits and systems. 1, Fundamental theory and applications, 2006-03, Vol.53 (3), p.578-593

Ort / Verlag

New York: IEEE

Erscheinungsjahr

2006

Link zum Volltext

• IEEE_Xplore

Quelle

IEL

Beschreibungen/Notizen

• Variable block-size motion estimation (VBSME) has become an important video coding technique, but it increases the difficulty of hardware design. In this paper, we use inter-/intra-level classification and various data flows to analyze the impact of supporting VBSME in different hardware architectures. Furthermore, we propose two hardware architectures that can support traditional fixed block-size motion estimation as well as VBSME with less chip area overhead compared to previous approaches. By broadcasting reference pixel rows and propagating partial sums of absolute differences (SADs), the first design has the fewer reference pixel registers and a shorter critical path. The second design utilizes a two-dimensional distortion array and one adder tree with the reference buffer that can maximize the data reuse between successive searching candidates. The first design is suitable for low resolution or a small search range, and the second design has advantages of supporting a high degree of parallelism and VBSME. Finally, we propose an eight-parallel SAD tree with a shared reference buffer for H.264/AVC integer motion estimation (IME). Its processing ability is eight times of the single SAD tree, but the reference buffer size is only doubled. Moreover, the most critical issue of H.264 IME, which is huge memory bandwidth, is overcome. We are able to save 99.9% off-chip memory bandwidth and 99.22% on-chip memory bandwidth. We demonstrate a 720-p, 30-fps solution at 108 MHz with 330.2k gate count and 208k bits on-chip memory