Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
2024 IEEE International Symposium on Circuits and Systems (ISCAS), 2024, p.1-5
2024
Volltextzugriff (PDF)

Details

Autor(en) / Beteiligte
Titel
A DAC Sharing and Linearization Technique for Time-Interleaved Incremental Delta-Sigma ADCs
Ist Teil von
  • 2024 IEEE International Symposium on Circuits and Systems (ISCAS), 2024, p.1-5
Ort / Verlag
IEEE
Erscheinungsjahr
2024
Quelle
IEL
Beschreibungen/Notizen
  • This paper presents a digital-to-analog converter (DAC) sharing method for time-interleaved (TI)-incremental delta-sigma modulators (I-ΔΣMs), which allows significant savings of passives by 40 % in the DACs. The proposed DAC sharing shows an increased robustness to nonlinearities and is further adapted to a linearization technique known from non-TI-I-ΔΣMs. The paper extends the known linearization technique to achieve optimal signal to noise and distortion ratio (SNDR) across the modulator's entire dynamic range (DR). An increase of 7 dB in SNDR is demonstrated for low input signals powers, which has not been shown before. It is demonstrated, that the high linearity of the system allows to compensate for the gain mismatch in TI operation with a simple gain factor to retain near ideal performance. Furthermore, the paper proposes a practical circuit implementation for the shared DAC and a correlation based error estimation to determine the channel gain mismatch.
Sprache
Englisch
Identifikatoren
eISSN: 2158-1525
DOI: 10.1109/ISCAS58744.2024.10557987
Titel-ID: cdi_ieee_primary_10557987

Weiterführende Literatur

Empfehlungen zum selben Thema automatisch vorgeschlagen von bX