Sie befinden Sich nicht im Netzwerk der Universität Paderborn. Der Zugriff auf elektronische Ressourcen ist gegebenenfalls nur via VPN oder Shibboleth (DFN-AAI) möglich. mehr Informationen...
A High-Performance Parallel FDTD Method Enhanced by Using SSE Instruction Set
Ist Teil von
International journal of antennas and propagation, 2012-01, Vol.2012, p.1-10
Ort / Verlag
Hindawi Publishing Corporation
Erscheinungsjahr
2012
Link zum Volltext
Quelle
EZB-FREE-00999 freely available EZB journals
Beschreibungen/Notizen
We introduce a hardware acceleration technique for the parallel finite difference time domain (FDTD) method using the SSE (streaming (single instruction multiple data) SIMD extensions) instruction set. The implementation of SSE instruction set to parallel FDTD method has achieved the significant improvement on the simulation performance. The benchmarks of the SSE acceleration on both the multi-CPU workstation and computer cluster have demonstrated the advantages of (vector arithmetic logic unit) VALU acceleration over GPU acceleration. Several engineering applications are employed to demonstrate the performance of parallel FDTD method enhanced by SSE instruction set.